View MC44817B_175580.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Order this document by MC44817/D
MC44817/17B PLL Tuning Circuits with 3-Wire Bus
The MC44817/17B are tuning circuits for TV and VCR tuner applications. They contain on one chip all the functions required for PLL control of a VCO. The integrated circuits also contain a high frequency prescaler and thus can handle frequencies up to 1.3 GHz. The MC44817 has programmable 512/1024 reference divider while the MC44817B has a fixed reference divider of 1024. The MC44817/17B are manufactured on a single silicon chip using Motorola's high density bipolar process, MOSAICTM (Motorola Oxide Self Aligned Implanted Circuits).
TV AND VCR PLL TUNING CIRCUITS WITH 1.3 GHz PRESCALER AND 3-WIRE BUS
SEMICONDUCTOR TECHNICAL DATA
* * * * * * * * * * * * *
Complete Single Chip System for MPU Control (3-Wire Bus). Data and Clock Inputs are IIC Bus Compatible Divide-by-8 Prescaler Accepts Frequencies up to 1.3 GHz 15 Bit Programmable Divider Accepts Input Frequencies up to 165 MHz Reference Divider: Programmable for Division Ratios 512 and 1024. The MC44817B has a Fixed 1024 Reference Divider Tri-State Phase/Frequency Comparator Operational Amplifier for Direct Tuning Voltage Output (30 V) Four Integrated PNP Band Buffers for 40 mA (VCC1 to 14.4 V) Output Options for the Reference Frequency and the Programmable Divider Bus Protocol for 18 or 19 Bit Transmission Extra Protocol for 34 Bit for Test and Further Features High Sensitivity Preamplifier Circuit to Detect Phase Lock Fully ESD Protected
DA 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 EN Lock VCC3 12 V B3 B2 B1 B0 Gnd D SUFFIX PLASTIC PACKAGE CASE 751B (SO-16)
16 1
PIN CONNECTIONS
MOSAIC is a trademark of Motorola, Inc.
CL XTAL Amp In
ORDERING INFORMATION
Device MC44817D MC44817BD TA = - 20 to + 80C SO-16 Operating Temperature Range Package
VTUN VCC2 33 V VCC1 5.0 V HF In
(Top View)
(c) Motorola, Inc. 1996
Rev 1
MOTOROLA ANALOG IC DEVICE DATA
1
MC44817/17B
Representative Block Diagram
Bands Out 30 mA (40 mA at 0 to 80C) VCC1 5.0 V 7 13 12 11 10 VCC3 14 12 V 5 20 k Fout Fref Test Logic DTB1 Gnd 9 T6 P-On Reset DTB2 POR EN Data Clock 16 1 2 3-Wire Bus Receiver CL Data RL DTF 4 Shift Register 15 Bit 15 Latches A Osc Latches B Preamp 1 HF Input 8 /8 Prescaler Program Divider 15 Bit Latch Control 3 XTAL 6 B3 B2 B1 B0 Buffers Latches T4 T0 ... T3 T5 Latches Fout Fref 4 2.7 V Operational Amplifier Phase Comp Amp In VTUN VCC2 6
15
Lock
512/1024 B = 1024 Only
Ref Divider
TDI
Fout
Preamp 2 This device contains 3,204 active transistors.
DTS, EN
MAXIMUM RATINGS (TA = 25C, unless otherwise noted.)
Rating Power Supply Voltage (VCC1) Band Buffer "Off" Voltage Band Buffer "On" Current Band Buffer - Short Circuit Duration (0 to VCC3) (Note 2) Operational Amplifier Power Supply Voltage (VCC2) Operational Amplifier Short Circuit Duration (0 to VCC2) Power Supply Voltage (VCC3) Storage Temperature Operating Temperature Range Band Buffer Operation (Note 1) at 50 mA each Buffer All Buffers "On" Simultaneously Operational Amplifier Output Voltage RF Input Level (10 MHz to 1.3 GHz)
NOTES: 1. At VCC3 = VCC1 to 14.4 V and TA = - 20 to + 80C. 2. At VCC3 = VCC1 to 14.4 V and TA = - 20 to + 80C one buffer "On" only.
Pin 7 10-13 10-13 10-13 6 5 14 - - 10-13 5 -
Value 6.0 14.4 50 Continuous 40 Continuous 14.4 - 65 to +150 - 20 to +80 10 VCC2 1.5
Unit V V mA - V - V C C sec V Vrms
2
MOTOROLA ANALOG IC DEVICE DATA
MC44817/17B
ELECTRICAL CHARACTERISTICS (VCC1 = 5.0 V, VCC2 = 33 V, VCC3 = 12 V, TA = 25C, unless otherwise noted.)
Characteristic VCC1 Supply Voltage Range VCC1 Supply Current (VCC1 = 5.0 V) VCC2 Supply Voltage Range VCC2 Supply Current (Output Open) Band Buffer Leakage Current when "Off" at 12 V Band Buffer Saturation Voltage when "On" at 30 mA Band Buffer Saturation Voltage when "On" at 40 mA only for 0 to 80C Data/Clock/Enable Current at 0 V Data/Clock/Enable Current at 5.0 V Data/Clock/Enable Input Voltage Low Data/Clock/Enable Input Voltage High Clock Frequency Range Oscillator Frequency Range Operational Amplifier Internal Reference Voltage Operational Amplifier Input Current DC Open Loop Voltage Gain Gain Bandwidth Product (CL = 1.0 nF) Vout Low, Sinking 50 A Vout High, Sourcing 10 A, VCC2 - Vout Phase Comparator Tri-State Current Charge Pump High Current of Phase Comparator Charge Pump Low Current of Phase Comparator VCC3 Supply Voltage Range VCC3 Supply Current All Buffers "Off" One Buffer "On" when Open One Buffer "On" at 40 mA Pin 7 7 6 6 10-13 10-13 10-13 1, 2, 16 1, 2, 16 1, 2, 16 1, 2, 16 2 3 - 4 - - 5 5 4 4 4 14 14 - - - 0.2 8.0 48 0.5 13 53 Min 4.5 - 25 - - - - -10 0 - 3.0 - 3.15 2.0 -15 100 0.3 - - -15 30 10 VCC1 Typ 5.0 37 - 1.5 0.01 0.15 0.2 - - - - - 3.2 2.75 0 250 - 0.2 0.2 0 50 15 - Max 5.5 50 37 3.5 1.0 0.3 0.5 0 1.0 1.5 - 100 4.05 3.2 15 - - 0.4 0.5 15 85 30 14.4 Unit V mA V mA A V V A A V V kHz MHz V nA V/V MHz V V nA A A V mA
Data Format and Bus Receiver The circuit is controlled by a 3-wire bus via Data (DA), Clock (CL), and Enable (EN) inputs. The Data and Clock inputs may be shared with other inputs on the IIC-Bus while the Enable is a separate signal. The circuit is compatible with 18 and 19 bit data transmission and also has a mode for 34 bit transmission for test and additional features. The 3-wire bus receiver receives data for the internal shift register after the positive going edge of the EN-signal. The data is transmitted to the band buffers on the negative going edge of the clock pulse 4 (signal DTB1). 18 and 19 Bit Data Transmission The programmable divider may receive 14 bit (18 bit transmission) or 15 bit (19 bit transmission). The data is transmitted to the programmable divider (latches A) on the negative going edge of clock pulse 19 or on the negative edge of the EN-signal if EN goes down after the 18th clock pulse (signal DTF). If the programmable divider receives 14 bit, its MSB (bit N14) is internally reset. The reset pulse is generated only if EN goes negative after the 18th clock pulse (signal RL).
34 Bit Data Transmission (For Test and Additional Features) In the test mode, the programmable divider receives 15 bit and the data is transferred to latches A on the negative edge of clock pulse 19 (signal DTF). The information for test is received on clock pulses 20 to 26 and transmitted to the latches on the negative edge of pulse 34 (signal DTB2). These latches have a power-on reset. The power-on reset sets the programmable divider to a counting ratio of 256 or higher and resets the corresponding latches to the test bits T0 to T6 (signal POR). The bus receiver is not disturbed if the data format is wrong. Useless bits are ignored. If for example the Enable signal goes low after the clock pulse 9, bits one to four are accepted as valid buffer information and the other bits are ignored. If more than 34 bits are received, bit 35 and the following are ignored. Lock Detector The lock-detector output is low in lock. The output goes immediately high when an unlock condition is detected. The output goes low again when the loop is in lock during a complete period of the reference frequency.
MOTOROLA ANALOG IC DEVICE DATA
3
MC44817/17B
Figure 1. HF Sensitivity Test Circuit
Bus Controller
HF Generator HF Out Gnd 50 Cable 50 1.0 nF 4.7 k 4.7 k 390 390 In Counter
Device is in test mode. B2, B3 are "On" and B0, B1 are "Off". Sensitivity is level of HF generator on 50 load (without Pin 8 loading).
HF CHARACTERISTICS (See Figure 1) Characteristic DC Bias Input Voltage Range 10-80 MHz, Prescaler "Off", T6 = 1.0 80-150 MHz 150-600 MHz 600-950 MHz 950-1300 MHz Pin 8 8 8 8 8 8 Min - 20 10 5.0 10 50 Typ 1.6 - - - - - Max - 315 315 315 315 315 Unit V mVrms
1 1.0 GHz
4
CCCCCCCCCCCC CCCCCCCCCCCC CCCCCCCCCCCC
16 1 VCC1 7 HF 8 Gnd 9 B0 10 -j 0 +j 0.5 0.5 ZO = 50 1.3 GHz 1 2 2 500 MHz 50 MHz
Bus
VCC3 2 14
40 mA
MC44817/17B B1 11 B2 12 B3 13
Figure 2. Typical HF Input Impedance
0.5
1
2
MOTOROLA ANALOG IC DEVICE DATA
MC44817/17B
Figure 3. Pin Circuit Schematic
VCC1 132 k DA 1 Data input (3-wire bus) 500 96 k 1/2 VCC1 96 k
VCC1 96 k 1/2 VCC1 96 k 132 k 500 16 EN Enable input (3-wire bus)
20 V
20 V
VCC1 132 k 500 CL 2 Clock input (supplied by a microprocessor via 3-wire bus) 96 k 1/2 VCC1 96 k 100 k
VCC1
2.0 k 15 Lock Lock detector output 20 V
20 V
XTAL 3 Crystal oscillator (3.2 MHz or 4.0 MHz)
100 5.0 V 20 V "On"/"Off"
20 V
14 VCC3 Positive supply for integrated band buffers (12 V)
13 B3
2.0 k Amp In 4 Negative input of operation amplifier and charge pump output 20 V
10 k 20 V "On"/"Off" 20 k
12 B2
VTUN 5 Operational amplifier output which provides the tuning voltage
100 20 V 20 V 20 V "On"/"Off" 11 B1
Band buffer outputs can drive up to 30 mA (40 mA at 05 to 805C)
VCC2 6 Operational amplifier positive supply (33 V)
20 V 20 V
VCC1 7 Positive supply of the circuit (5.0 V)
5.0 V 5.0 V "On"/"Off" 18 k 2.0 k 1.2 ... 1.8 V
20 V
10 B0
HF In 8 HF input from local oscillator
2.0 k 9 Gnd Circuit Ground
MOTOROLA ANALOG IC DEVICE DATA
5
MC44817/17B
Bus Timing Diagram
Standard Bus Protocol 18 or 19 Bit Data 1 Clock Buffers Enable Bus Protocol for Test and Features 19 20
N6 N5 N4 N3 N2 N1 N0 T6 T5 T4 T3 T2 T1
4
5
18 19
Frequency
1
B3
4
5
26 27
T0 X7 X6 X5 X4 X3
33 34
X2 X1 X0
B2 B1 B0 N14 N13 N12 N11 N10 N9 N8 N7
Buffers
Frequency
Test & Features
Random
Definition of Permissible Bus Protocols 1. Bus Protocol for 18 Bit B3 B2 B1 B0 N13 N12 N11 N10 N9 N8 N7 N6 N5 N4 N3 N2 N1 N0 Max Counting Ratio 16363 N14 is Reset Internally 2. Bus Protocol for 19 Bit B3 B2 B1 B0 N14 N13 N12 N11 N10 N9 N8 N7 N6 N5 N4 N3 N2 N1 N0 Max Counting Ratio 32767 - B0 to B3: Control of Band Buffers - N0 to N14: Control of Programmable Dividers N14 = MSB; N0 = LSB Minimum Counting Ratio Always 17 B3 = First Shifted Bit N0 = Last Shifted Bit 3. Bus Protocol for Test and Further Features (34 Bit) B3 B2 B1 B0 N14...N0 T6 T5 T4 T3 T2 T1 T0 X7 X6...X1 X0 - T0 to T3: Control the Phase Comparator - T4: Switches Test Signals to the Buffer Outputs - T5: Division Ratio of the Reference Divider B Version T5 = "X" - T6: Bypasses the Prescaler (Note 1) - X0 to X7: Are Random B3 = First Shifted Bit X0 = Last Shifted Bit Definition of the Bits for Test and Features Bit T0: Defines the Charge Pump Current of the Bit T0: Phase Comparator
T0 = 0 T0 = 1 Pump Current 50 A Typical Pump Current 15 A Typical
Bits T1 and T2: Define the Digital Function of the Phase Bits T1 and T2: Comparator
T2 0 0 1 1 T1 0 1 0 1 State 1 2 3 4 Output Function of Phase Comparator Normal Operation High Impedance (Tri-State) Upper Source "On", Lower Source "Off" Lower Source "On", Upper Source "Off"
NOTE: 1. The phase comparator pulls high if the input frequency is too high and it pulls low when the input frequency is too low. (Inversion by Operational Amplifier) The phase comparator generates a fixed duration offset pulse for each comparison pulse (similar to the MC44802A). This guarantees operation in the linear region. The offset pulse is a positive current pulse (upper source).
Bit T3: Defines the Offset Pulse of the Phase Bit T3: Comparator
T3 = 0 T3 = 1 Offset Pulse Short (200 ns) Normal Mode Offset Pulse Long (350 ns)
Bit T4: Switches the Internal Frequencies Fref and Bit T4: FBY2 to the Buffer Outputs (B2, B3)
T4 = 0 T4 = 1
NOTE:
Normal Operation Fref Switched to Buffer Output B2 FBY2 Switched to Buffer Output B3
Bits B2 and B3 have to be one in this case. Fref is the reference frequency. FBY2 is the output frequency of the programmable divider, divided by two.
Bit T5: Defines the Division Ratio of the Reference Bit T5: Divider
T5 = 0 T5 = 1 Division Ratio 512 Division Ratio 1024
NOTE: The division ratio of the reference divider can only be programmed in the 34 bit bus protocol. In the standard bus protocol the division ratio is 512. (The power-up reset POR sets the division ratio to 512). On "B-version", T5 = "X". Division ratio 1024 fixed.
6
MOTOROLA ANALOG IC DEVICE DATA
MC44817/17B
Bit T6: Switches the Prescaler
T6 = 0 T6 = 1 Normal Operation, 1.3 GHz Low Frequency Operation Preamp. 2 Switched Off, 165 MHz maximum The prescaler is bypassed and the power supply of the prescaler is switched off. Input: 10 MHz minimum, 20 mVrms minimum
At power-on the whole bus receiver is reset and the programmable divider is set to a counting ratio of N = 256 or higher. The Prescaler The prescaler has a preamplifier which guarantees high input sensitivity. The Phase Comparator The phase comparator is phase and frequency sensitive and has very low output leakage current in the high impedance state. The Operational Amplifier The operational amplifier is designed for very low noise, low input bias current and high power supply rejection. The positive input is biased internally. The operational amplifier needs 28.5 V supply (VCC2) as minimum voltage for a guaranteed maximum tuning voltage of 28 V. Figure 6 shows a possible filter arrangement. The component values depend very much on the application (tuner characteristic, reference frequency, etc.). The Oscillator The oscillator uses a 3.2 to 4.0 MHz crystal tied to ground in series with a capacitor. The crystal operates in the series resonance mode. The voltage at Pin 3 has low amplitude and low harmonic distortion. Figure 5. Equivalent Circuit of the Lock Output
VCC1 5.0 V 200 A Typical 2.0 k Lock 100 k 25 V Protection
Figure 4. Equivalent Circuit of the Integrated Band Buffers
25 V Protection Gnd IB (1) Out B0...B3 ISUB 30 mA (40 mA at 0 to 80C) VCC3 12 V (Min VCC1, Max 14.4 V) 0.15 V Typical 0.3 V Max
"On"/"Off"
NOTE: IB + ISUB = 8.0 mA Typical, 13 mA Max
IB = Base Current ISUB = Substrate Current of PNP
The Programmable Divider The programmable divider is a presettable down counter. When it has counted to zero it takes its required division ratio out of the latches B. Latches B are loaded from latches A by means of signal TDI which is synchronous to the programmable divider output signal. Since latches A receive the data asynchronously with the programmable divider; this double latch scheme is needed to assure correct data transfer to the counter. The division ratio definition is given by: N = 16384 x N14 + 8132 x N13 + ... + 4 x N2 + 2 x N1 + N0 Maximum Ratio 32767 (16363 in case of 18 bit bus protocol) Minimum Ratio 17 N0 ... N14 are the different bits for frequency information.
Figure 6. Typical Tuner Application
IF UHF VHF B III 5.0 V 7 Mixer B. P. Filter 1.0 nF Fosc 8 13 B3 12 B2 T6 11 B1 10 B0 Bus Rec Program Divider External Switching
14 12 V VCC3 2 1 16 Osc & 3 Ref Div Phase Comp 15 Lock CL DA EN
Antenna Filter
MC44817/17B
/8 Pres
12 pF 3.2/4.0 MHz
Oscillator
Gnd 9 6 5 (Note 1) 330 p (Note 2) 33 V 47 nF 22 nF 47 k
2.7 V 4
VTUN AGC
NOTES: 1. On some layouts the 100 resistor will not be required. 2. C2 = 330 pF minimum is required for stability.
MOTOROLA ANALOG IC DEVICE DATA
7
MC44817/17B
OUTLINE DIMENSIONS
D SUFFIX PLASTIC PACKAGE CASE 751B-05 (SO-16)
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 9.80 10.00 4.00 3.80 1.75 1.35 0.49 0.35 1.25 0.40 1.27 BSC 0.25 0.19 0.25 0.10 7 0 6.20 5.80 0.50 0.25 INCHES MIN MAX 0.386 0.393 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0 7 0.229 0.244 0.010 0.019
-A-
16
9
-B-
1 8
P 8 PL 0.25 (0.010)
M
B
M
G F
K C -T-
SEATING PLANE
R X 45
M D 16 PL 0.25 (0.010)
M
J
TB
S
A
S
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. How to reach us: USA / EUROPE / Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454 MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com
JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298
8
MOTOROLA ANALOG IC DEVICE DATA
*MC44817/D*
MC44817/D

▲Up To Search▲

Price & Availability of MC44817B

	To Download MC44817B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .